Background {#Sec1}
==========

On the basis of International Technology Roadmap for Semiconductors (ITRS) 2013 \[[@CR1]\], reduction of the equivalent gate oxide thickness (EOT) below 0.7 nm with appropriate metal gates remains as the most difficult challenge associated with the future device scaling.

Hf-based oxide high-*k* has been applied in 45- \[[@CR2]\], 32-, 22-, and 14-nm technology nodes. An apparent way to scale EOT is to reduce the physical thickness of the Hf-based oxide. However, there is little room in this direction. One of the possible EOT scaling approaches is to introduce a new high-*k* material with *k* value greater than that of HfO~2~ \[[@CR3], [@CR4]\], particularly higher *k* (*k* \> 30) \[[@CR1]\].

Considering the process compatibility of Hf-based oxide high-*k*, investigation on the electrical properties of Hf-based higher *k* gate dielectrics is of significance in extending Hf-based high-*k* to the future nodes as well as continuing CMOS scaling. One way to increase the permittivity of HfO~2~ is combining it with very high-*k* materials, for instance TiO~2~ with a *k* value of 50\~80 due to remote phonon scattering \[[@CR5], [@CR6]\]. Introducing Ti into HfO~2~ could tune the *k* value according to the Ti content, thus achieving desired *k* value \[[@CR7], [@CR8]\]. Ultrathin EOT (\~8 Å) was achieved by using bi-layer sputtered TiO~2~/HfO~2~ dielectric with effective permittivity \~36 \[[@CR9]\].

Recently, as the mainstream bulk devices face formidable challenges to scale beyond 20-nm node, there is an increasingly renewed interest in fully depleted devices such as FinFET and ETSOI for continued CMOS scaling \[[@CR10]\]. ETSOI MOSFET is considered as one of the main options for continued MOSFET scaling in 22- and 16/14-nm technology nodes, owing to its superior short-channel control capacity and immunity to random dopant fluctuation \[[@CR11]--[@CR14]\].

The previous studies have rarely utilized Hf-Ti-O higher *k* in short-channel MOSFET especially ETSOI MOSFET to investigate the effect of Hf-Ti-O on device performances including *I* ~on~/*I* ~off~ ratio (switch ratio) and short-channel effects. Investigation on the application of Hf-Ti-O higher *k* in ETSOI MOSFET, a new device structure will help to evaluate practicability of Hf-Ti-O in the future technology nodes and continue CMOS scaling.

In this study, in order to obtain EOT below 0.7 nm, ultrathin Hf-Ti-O higher *k* gate dielectric films (\~2.55 nm) have been prepared by atomic layer deposition (ALD). Their electrical properties and application in short-channel ETSOI PMOSFETs were studied. For contrast, MOS capacitor and ETSOI MOSFET with HfO~2~ (\~2.55 nm) as high-*k* gate dielectric were prepared as control samples.

Methods {#Sec2}
=======

Preparation of the Hf-Ti-O Higher *k* and MOS Capacitors {#Sec3}
--------------------------------------------------------

The MOS capacitors were prepared on 8-in. p-Si (100) substrates with a resistivity of 8\~12 Ω cm. Since high *k*/Si interface quality is critical to the EOT scaling and device performance, \~0.6-nm SiO~2~ interfacial layer (IL) was intentionally grown by ozone oxidization of Si before Hf-Ti-O higher *k* deposition. \[(CH~3~)(C~2~H~5~)N\]~4~Hf and TiCl~4~ were used as the metal precursors. Deionized water was chosen as an oxygen source and N~2~ (99.999%) as a carrier and purge gas. The substrate temperature was kept at 300 °C. Sixteen-cycle HfO~2~/4-cycle TiO~2~/16-cycle HfO~2~ sandwich structure was utilized to reduce the Ti diffusion. As for the control sample, 34-cycle HfO~2~ was prepared. Then, PDA (post deposition annealing) in 90% N~2~/10% O~2~ at 450 °C for 15 s was performed. Then, the TiN was used as the metal gate with a gate area of 100 × 100 μm^2^ and *W* as the capping layer. After gate patterning, backside Al was deposited for the ohmic contact and the forming gas annealing was carried out in 95% N~2~/5% H~2~ at 450 °C for 20 min.

Characterization of the Hf-Ti-O Higher k/IL/Si Stack and Electrical Properties {#Sec4}
------------------------------------------------------------------------------

The gate stack structure was characterized by high-resolution transmission electron microscopy (HRTEM). The Hf-Ti-O film composition and interfacial reaction were investigated by XPS. High-frequency capacitance--voltage (*C*--*V*) at 1 MHz and gate leakage current density-gate voltage (*J* ~*g*~--*V* ~*g*~) measurements were performed for the MOS capacitors. The EOT and flat-band voltage (*V* ~fb~) were extracted by fitting the measured high frequency *C*--*V* data through a *C*--*V* simulator developed by UC Berkeley, including quantum mechanical effect.

Preparation of the ETSOI PMOSFETs {#Sec5}
---------------------------------

The ETSOI PMOSFETs were fabricated on 8-in. SOI wafers with a buried oxide (BOX) thickness of 145 nm by using gate last process scheme. Top Si was thinned to \~8.5 nm. Dummy polysilicon gate was formed followed by a thin spacer (\~8 nm). Faced raised source and drain were in situ epi-grown with boron doped. Silicon loss in source and drain areas should be carefully controlled to form high quality SiGe. RTA (rapid thermal annealing) was performed to drive in dopants to form extensions. After silicide and interlayer dielectric (ILD) formation, dummy gate was removed. Then, the preparations of interfacial layer and Hf-Ti-O higher *k* films for ETSOI PMOSFETS were entirely the same as those for the capacitor. TiN was selected as PMOSFET work function metal.

Characterization of the ETSOI MOSFET Performance {#Sec6}
------------------------------------------------

The device performances were extracted from the typical transfer characteristics measurement of the drian current (*I* ~*d*~) versus gate voltage (*V* ~*g*~), where the threshold voltages (*V* ~*t*~) were extracted through the constant current method when *I* ~*d*~ equals to 0.1 μA (*W*/*L*).

Results and Discussion {#Sec7}
======================

Characterization of the Hf-Ti-O Higher *k*/IL/Si Stack {#Sec8}
------------------------------------------------------

Figure [1](#Fig1){ref-type="fig"} shows the high-resolution cross-section TEM image of Hf-Ti-O higher *k*/IL/Si stack. It could be seen that the Hf-Ti-O film is about 2.55 nm thick and remains amorphous after PDA at 450 °C. The interfacial layer thickness is about 0.57 nm.Fig. 1(Color online) High-resolution cross-sectional TEM image of the Hf-Ti-O/IL/Si stack

Figure [2](#Fig2){ref-type="fig"} illustrates the O 1s spectra of Hf-Ti-O/IL/Si stack. It is found that O 1s peak could be fitted by a standard Gaussian curve-fitting procedure and could be deconvoluted into three subpeaks, corresponding to Hf(Ti)-O (530.2 eV), Si-O (532.3 eV), and silicate Hf(Ti)-O-Si (531.4 eV), respectively, showing the formation of interfacial silicate. Additionally, XPS analysis shows that the atomic ratio of Ti/(Hf + Ti) is \~9.4%.Fig. 2(Color online) XPS analysis of O 1s core level for Hf-Ti-O/IL/Si stack

Characterization of the Electrical Properties of Hf-Ti-O Higher k/IL/Si Stack {#Sec9}
-----------------------------------------------------------------------------

Figure [3](#Fig3){ref-type="fig"} demonstrates the measured and simulated *C*--*V* characteristics of the MOS capacitors with Hf-Ti-O (a) and HfO~2~ (b) as gate dielectrics, where the labeled dots denote the measured data and the solid curves show the simulated *C*--*V* curves. The EOT of TiN/Hf-Ti-O/IL/Si stack is extracted to be 0.69 nm from Fig. [3](#Fig3){ref-type="fig"}a. Furthermore, the effective permittivity of laminated Hf-Ti-O/IL (interfacial layer) is calculated to be as high as 17.6 for which two reasons are responsible. One is the higher permittivity of Hf-Ti-O higher *k* which should be greater than 30 on the basis of our previous study \[[@CR15]\]. The other is the formation of interfacial silicate layer whose permittivity is greater than that of SiO~2~. In addition, the smooth and distortionless *C*--*V* curves also indicate the good interface quality and low interface state density. The flat-band voltage (*V* ~fb~) is about −53.5 mV.Fig. 3(Color online) Capacitance--voltage (*C*--*V*) curves at 1 MHz with a gate area of 100 × 100 μm^2^ **a** with Hf-Ti-O as gate dielectric and **b** with HfO~2~ as gate dielectric

The extracted EOT of MOS capacitor with HfO~2~ as gate dielectric is 0.85 nm (as shown in Fig. [3](#Fig3){ref-type="fig"}b), greater than that of MOS capacitor with the same physical thickness Hf-Ti-O as gate dielectric. The calculated effective permittivity of laminated HfO~2~/IL is 14.3. Since the capacitors formed by the laminated high *k*/interfacial layer are series capacitors, the permittivities of HfO~2~ and Hf-Ti-O are calculated to be 20.2 and 30.0, respectively, while assuming the interfacial layer is of the same permittivity of \~6.2.

It is known that the low EOT is helpful in increasing the *I* ~dsat~ (saturation drive current) \[[@CR16]\] and reducing the short-channel effects (SCE) \[[@CR17]\], thus improving the control capacity of gate bias voltage on the channel charges. Lower EOT could be obtained by using Hf-Ti-O higher *k* compared with HfO~2~ with the same physical thickness, suggesting Hf-Ti-O is beneficial to decrease SCE. Additionally, the extracted flat-band voltage (*V* ~fb~) is about −25.1 mV.

Integration of higher *k* materials, while limiting the fundamental increase in gate tunneling currents due to band-gap narrowing, are also challenges to be faced \[[@CR1]\]. The gate leakage current density (*J* ~*g*~) versus gate voltage (*V* ~*g*~) for TiN/Hf-Ti-O/IL/Si stack is demonstrated in Fig. [4](#Fig4){ref-type="fig"}a. *J* ~*g*~ \< 1 A/cm^2^ @ (*V* ~fb~ − 1)*V* is acceptable in 22-nm technology node and beyond. In the present study, the *J* ~*g*~ at *V* ~*g*~ = (*V* ~fb~ − 1)*V* is 0.61 A/cm^2^, which is at least five orders lower than that of SiO~2~ at the same EOT of 0.69 nm \[[@CR9], [@CR18]\], and is slightly lower than that of TaN/TiO~2~/HfO~2~/Si stack with \~0.8-nm EOT \[[@CR9]\], while the *J* ~*g*~ at *V* ~*g*~ = (*V* ~fb~ − 1)*V* is 7.3 × 10^−2^ A/cm^2^ while using HfO~2~ as gate dielectric (not shown here).Fig. 4**a** Gate leakage current density versus gate voltage (*J* ~*g*~--*V* ~*g*~). **b** F-N tunneling mechanism

It is known that TiO~2~ has smaller band gap and conduction band offset compared with HfO~2~ \[[@CR16]\], leading to the reduction in band gap and conduction band offset of Hf-Ti-O. However, it is reported that if the Ti content in the Hf-Ti*-*O films is no higher than 21%, the conduction band offset is still greater than 1.06 eV \[[@CR8]\]. Thus, the less Ti concentration of \~9.4% in Hf-Ti-O higher *k* influences the band gap, band offsets, and *J* ~*g*~ not too much. In particular, the intentionally grown SiO~2~ interfacial layer also helps to decrease the gate leakage current. As a result, the acceptable gate leakage current density with low EOT of \~0.69 nm was obtained in this study.

It is known that oxygen vacancies are the intrinsic defects in HfO~2~ \[[@CR19], [@CR20]\]. As for TiO~2~, oxygen migration leads to oxygen vacancies \[[@CR21]\], the common defects in TiO~2~. Oxygen vacancies decrease the resistivity of TiO~2~, which makes TiO~2~ an n-type semiconductor \[[@CR22], [@CR23]\]. Thus, the conduction mechanism through the Hf-Ti-O gate dielectric is expected to be dominated by the Poole--Frenkel emission, a trap-assisted mechanism due to oxygen vacancies. Whereas, it is found that in the gate voltage range of −0.5 to −2 V, there exists a relationship of $\documentclass[12pt]{minimal}
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                \begin{document}$$ \ln \left(\frac{J_g}{V_g^2}\right)\propto \frac{1}{V_g}, $$\end{document}$ as shown in Fig. [4](#Fig4){ref-type="fig"}b, showing that the gate leakage current follows Fowler--Nordheim tunneling \[[@CR17]\], an electric field-assisted tunneling mechanism. Fowler--Nordheim tunneling occurs when the electric field is rather large, namely the gate dielectric is rather thin. The possible suppression of oxygen vacancy formation or oxygen migration in the HfO~2~/TiO~2~/HfO~2~/IL stack still needs further study.

Low EOT of \~0.69 nm and acceptable gate leakage current density for the MOS capacitor indicate the scalability of Hf-based Hf-Ti-O higher *k* to 10-nm technology node and beyond.

Characterization of the ETSOI MOSFET Performance {#Sec10}
------------------------------------------------

In our previous study, we found that for the ETSOI PMOSFET with a *W*/*L* of 3 μm/25 nm and with Hf-Ti-O as gate dielectric, when the linear threshold voltage (*V* ~tlin~ at *V* ~ds~ = −0.05 V) and saturation threshold voltage (*V* ~tsat~ at *V* ~ds~ = −0.9 V) were −0.21 and −0.16 V, respectively, the obtained *I* ~on~/*I* ~off~ ratio was 3.2 × 10^4^ \[[@CR24]\], showing good performances while using Hf-Ti-O films as the high *k* gate dielectric.

For comparison, the ETSOI PMOSFET with the same physical thickness HfO~2~ as gate dielectric was prepared. Under the same process flow, the extracted *V* ~tlin~ and *V* ~tsat~ were −0.22 and −0.17 V, respectively, and the obtained *I* ~on~/*I* ~off~ ratio was 1.34 × 10^4^ (as shown in Fig. [5](#Fig5){ref-type="fig"}). In other words, under the same physical thickness, lower EOT and higher *I* ~on~/*I* ~off~ ratio could be obtained while utilizing Hf-Ti-O as gate dielectric, suggesting the potential of Hf-Ti-O as higher *k*.Fig. 5(Color online) Typical transfer characteristics (*I* ~*d*~--*V* ~*g*~) of two ETSOI PMOSFETs with *W*/*L* = 3 μm/25 nm (---*black square*---*V* ~ds~ = −0.05 V, ![](11671_2016_1754_Figa_HTML.gif){#d30e1236} *V* ~ds~ = −0.9 V). **a** With HfO~2~ as gate dielectric. **b** With Hf-Ti-O as gate dielectric

The *I* ~on~/*I* ~off~ ratio illustrates the switching performance of a MOSFET at a certain gate bias voltage. The higher the *I* ~on~/*I* ~off~ ratio, the shorter the switching time. In this study, some process parameters were adjusted in order to increase the *I* ~on~/*I* ~off~ ratios of ETSOI PMOSFETs with Hf-Ti-O as high *k* gate dielectric. Subsequently, two ETSOI PMOSFETs with two gate width/gate length of 0.5 μm/25 nm and 3 μm/40 nm were prepared. Figure [6](#Fig6){ref-type="fig"} shows the typical transfer characteristics (*I* ~*d*~--*V* ~*g*~) of two ETSOI PMOSFETs. The device parameters are listed in Table [1](#Tab1){ref-type="table"}. It is found that for both PMOSFETs, they have suitable threshold voltage in the range of −0.3\~−0.2 V. For the PMOSFET with *W*/*L* of 0.5 μm/25 nm, the linear threshold voltage (*V* ~tlin~ at *V* ~ds~ = −0.05 V) and saturation threshold voltage (*V* ~tsat~ at *V* ~ds~ = −0.9 V) are −0.35 and −0.28 V, respectively. For the PMOSFET with *W*/*L* of 3 μm/40 nm, *V* ~tlin~ and *V* ~tsat~ are −0.27 and −0.22 V, respectively. For two PMOSFETs with *W*/*L* of 0.5 μm/25 nm and 3 μm/40 nm, their extracted on-state drive currents (*I* ~on~) are 246 and 453 μA/μm, respectively, and their *I* ~on~/*I* ~off~ ratios are 1.12 × 10^5^ and 1.56 × 10^5^, respectively.Fig. 6(Color online) Typical transfer characteristics (*I* ~*d*~--*V* ~*g*~) of two ETSOI PMOSFETs with Hf-Ti-O as gate dielectric ((---*black square*---*V* ~ds~ = −0.05 V, ![](11671_2016_1754_Figb_HTML.gif){#d30e1435} *V* ~ds~ = −0.9 V). **a** *W*/*L* = 0.5 μm/25 nm. **b** *W*/*L* = 3 μm/40 nm Table 1Device parameters for ETSOI PMOSFETs with Hf-Ti-O as gate dielectricParametersPMOSFET (*W*/*L* = 0.5 μm/25 nm)PMOSFET (*W*/*L* = 3 μm/40 nm)*I* ~on~ (μA/μm)246453*I* ~off~ (A/μm)2.2 × 10^−9^2.9 × 10^−9^*I* ~on~/*I* ~off~1.12 × 10^5^1.56 × 10^5^*V* ~tsat~ (V)−0.28−0.22*V* ~tlin~ (V)−0.35−0.27*g* ~*m*~ (μS/μm)522856DIBL (mV/*V*)8259SS (mV/decade)7066

Specially, ETSOI PMOSFETs with Hf-Ti-O as high *k* gate dielectric have superior short-channel control capacity with low DIBLs (DIBL, drain-induced barrier lowering) which are 82 and 59 mV/*V* for PMOSFETS with *W*/*L* of 0.5 μm/25 nm and 3 μm/40 nm, respectively. It is concluded that short-channel effects (SCE) are well controlled even for gate length downscaled to 25 nm.

Modern bulk MOSFETs usually have a subthreshold swing (SS) of 100 mV/decade or more, and typical values for the subthreshold swing in ETSOI MOSFETs are 70\~80 mV/decade \[[@CR25]\]. In this study, lower subthreshold swings, 70 and 66 mV/decade at *V* ~ds~ = −0.9 V for PMOSFETs with a gate width/gate length of 0.5 μm/25 nm and 3 μm/40 nm, respectively, have been achieved. Moreover, low SS also indicates excellent interface quality \[[@CR18]\].

In thin body devices, short-channel effects are controlled by the body thickness instead of the channel doping. The extremely thin top Si film limits naturally the source/drain junction depth as well as the depletion region of source/drain junction, thus improving the DIBL property related with short-channel effects and subthreshold characteristics, as well as lowering the static power consumption.

Figure [7](#Fig7){ref-type="fig"} demonstrates the transconductance (*g* ~*m*~) versus gate voltage (*V* ~*g*~) curves. The high peak transconductances (*g* ~*m*~) of 522 and 856 μS/μm (also listed in Table [1](#Tab1){ref-type="table"}) for PMOSFETs with *W*/*L* of 0.5 μm/25 nm and 3 μm/40 nm, respectively, also show well-behaved transistor characteristics.Fig. 7Transconductance (*g* ~*m*~) versus gate voltage (*V* ~*g*~) curves of the two ETSOI PMOSFETs. **a** *W*/*L* = 0.5 μm/25 nm. **b** *W*/*L* = 3 μm/40 nm

Conclusions {#Sec11}
===========

In summary, low EOT of \~0.69 nm, acceptable gate leakage current density, and good PMOSFET performances including high I~on~, *I* ~on~/*I* ~off~ ratio, *g* ~*m*~, and suitable threshold voltage, as well as low *I* ~off~, DIBL, and SS for two ETSOI PMOSFETs with a gate width/gate length of 0.5 μm/25 nm and 3 μm/25 nm could be obtained while utilizing Hf-Ti-O higher *k* gate dielectric, appropriate high *k*/Si interface processing technology, and metal gates. The conduction mechanism through the gate dielectric in NMOS capacitor is dominated by the F-N tunneling in the gate voltage range of −0.5 to −2 V instead of Poole--Frenkel emission. Compared with HfO~2~, lower EOT and better ETSOI PMOSFET performance could be obtained while using Hf-Ti-O gate dielectric. Namely, Hf-Ti-O has the potentiality to be used as higher *k* and is promising in extending the application of Hf-based high *k* in 10-nm technology node and beyond, although further research on optimizing technological parameters to improve the performances of ETSOI PMOSMETs is still needed. The combination of higher *k* gate dielectric material and new ETSOI device structure will help to improve transistor performance and continue CMOS scaling.
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